## Beyond BLE: Cracking Open the Black-Box of RF Microcontrollers

Adam Batori & Robert Pafford

#### whoami

#### Adam Batori (hcadam)

- HW Security Research
- Side Channels & Fault Injection
- Reverse Engineer
- Silicon Oday Enjoyer
- DECT: 70569

#### **Robert Pafford**

- Forward & Reverse Engineer
- Experienced with Embedded MCU Development
- Decent at staring at undocumented registers to figure out what they do

• GitHub: rjp5th

#### Background

- Market is flooded with low-cost RF MCUs

   ESP32, nRF, CC26xx, etc.
- RF hardware with enough DSP power for at least 1Mbps Bluetooth modulation, potentially more
- No info on how the actual RF peripherals work for any of these chips
  - That's not cool
  - We wanted to change that

• I paid for the whole chip, I want to program the whole chip!

#### TI SimpleLink

- Family of 2.4GHz and Sub-1GHz RF Transceivers and MCUs
- CC13xx line for Sub-1GHz + MCU, CC26xx line for 2.4GHz + MCU
  - $\circ$  Some special PNs can do both Sub-1GHz and 2.4GHz in the same chip
- 3 Main Generations
  - CC13x0/CC26x0 "Chameleon" (~2015)
     ARM Cortex-M3 @ 48MHz
     CC13x2/CC26x2 "Agama" (~2018)
     ARM Cortex-M4F @ 48MHz
     CC13x4/CC26x4 "Thor" (~2022)
     ARM Cortex-M33 @ 48 MHz

#### The Target

TI SimpleLink CC1352R Dual-Band Wireless MCU

- Wanted a fully-featured chip for analysis
  - $\circ$  Bluetooth LE 5
  - $\circ ZigBee$
  - $_{\odot}$  Other IEEE 802.15.4 mode
  - Sub-GHz Proprietary mode (backwards compatible with CC1101)
    - Flipper Zero transceiver
  - Also supports 2.4 GHz Proprietary modes
- Investigate how modes are "locked out" on lower models
- Multi-band IC increases likelihood of flexible RF tuning

#### A Closer Look At Proprietary Radio Format • Simple TX/RX Command Format:

|   | Preamble          | Sync word                           | Header       | Payload   | CRC       |
|---|-------------------|-------------------------------------|--------------|-----------|-----------|
|   | 0x55              | 0x93DE                              | length: 0x2  | 0x17 0x01 | 0x47 0x11 |
|   | 01010101100100111 | 10111100000010000101110000001010100 | 011100010001 |           |           |
| 1 |                   |                                     |              |           |           |

- Supports Various Modulation Schemes:
  - 2-GFSK
  - OOK
  - Long Range (DSSS)
- Everything is abstracted away into a simple TX/RX of a data packet
  - Higher-level features up to the implementer (auto-retry, segmentation, etc.)
- This is already better low-level access than most other RF chips
  - Still far from being able to fully control PHY

#### TI SmartRF Studio

- TI GUI tool to interact directly with radio
- Generates C headers that call radio APIs to be integrated in user code
- Proprietary RF modes are suspiciously flexible compared to your standard Bluetooth MCU...



#### Versatile but Undocumented

- All of this configurability requires an incredibly versatile RF subsystem
- No documentation exists for the hardware
- "Only to be used through TI provided API"



#### How "TI Provided APIs" Interact w/ RF

- All driver code must exist in the SDK
  - Unlike other peripherals, RF uses a higherlevel API system instead of direct MMIO driver
- API only passes messages between the RF Command Packet Engine (CPE)
- Uses a mailbox system, sending predefined commands to request various RF operations
  - Initialize Protocol, Set Frequency, Transmit, Receive, etc.



### The Command Packet Engine (CPE)

- A Bonus CPU Core!
  - Can't<sup>™</sup> be programmed by the user
- Gateway to the rest of the RF Subsystem
- Designed as a dedicated processor for real-time management of the RF hardware and protocol stack without main CPU intervention
- CPU is an ARM Cortex-MO
  - Runs from its own private ROM
  - Has access to primary system bus
  - Also gets extra privileges in bus fabric for accessing RF specific MMIO ranges
- Wanted code execution on CPE to dump ROM for further analysis

#### Gaining Access to CPE

- CPE ROM is not mapped in CM4 address space
- CPE SRAM is mapped at 0x2100\_000 • 4K of mostly random/garbage data
- Need to do some blind exploitation
- SimpleLink SDK contains "patches" which can be loaded into CPERAM to fix bugs or enable new features
  - Likely contains mechanism to load executable code

#### RFC\_RAM

Instance: RFC\_RAM Component: RFC\_RAM Base address: 0x21000000

Command and packet engine RAM (CPERAM) in the RF core

#### **RF** Patches

- Opaque binary blobs released by TI to add support for additional features
  - Bluetooth Co-existence
  - DSSS
  - Proprietary Mode OOK Modulation
- Loaded into CPE private SRAM after boot
- These are powerful enough to allow TI to release new protocols for existing chips, without changing the ROM
- Understanding the patches is key to allow us to do the same thing

| 73  | <pre>CPE_PATCH_TYPE patchImageGenook[] =</pre> |
|-----|--|
| 74  | {  |
| 75  | 0x21000569,                                    |
| 76  | 0x2100045d,                                    |
| 77  | 0x21000491,                                    |
| 78  | 0x21000495,                                    |
| 79  | 0x210004bd,                                    |
| 80  | 0x2100064d,                                    |
| 81  | 0x210006fd,                                    |
| 82  | 0x21000725,                                    |
| 83  | 0x2100052b,                                    |
| 84  | 0x210004f1,                                    |
| 85  | 0x21000767,                                    |
| 86  | 0x21000789,                                    |
| 87  | 0x4710b5f8,                                    |
| 88  | 0x460eb5f8,                                    |
| 89  | 0x25012100,                                    |
| 90  | 0x473004ad,                                    |
| 91  | 0x7803480a,                                    |
| 92  | 0xf80ff000,                                    |
| 93  | 0xd00b079b,                                    |
| 94  | 0x78204c12,                                    |
| 95  | 0xd00728ff,                                    |
| 96  | 0x702121ff,                                    |
| 97  | 0x240f490e,                                    |
| 98  | 0x43200224,                                    |
| 99  | 0x82c83160,                                    |
| 100 | outefolde                                      |

#### CPE PWN

- Trying to disassemble patch blob yielded some regions of valid Thumb code
- Seemingly no encryption/signatures
- Let's replace code with a bunch of NOPs + jump to main SYSRAM

• Small shellcode to copy chunks of CPE ROM to SYSRAM

#### CPE ROM

| ર્દ્રે    | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | ΘA | 0B | 0C | ΘD | ΘE | ΘF | De | eco | de | d ' | Te | xt |   |   |   |   |   |   |   |   |   |
|-----------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|----|-----|----|----|---|---|---|---|---|---|---|---|---|
| 000000000 | 00 | 10 | 00 | 21 | 0D | 01 | 00 | 00 | DF | 32 | 00 | 00 | DF | 32 | 00 | 00 |    |     |    | !   |    |    |   |   |   | 2 |   |   |   | 2 |   |
| 00000010  | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 |    |     |    |     |    |    |   |   |   |   |   |   |   |   |   |
| 00000020  | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | DF | 32 | 00 | 00 |    |     |    |     |    |    |   |   |   |   |   |   |   | 2 |   |
| 00000030  | 00 | 00 | 00 | 00 | 00 | 00 | 00 | 00 | DF | 32 | 00 | 00 | DF | 32 | 00 | 00 |    |     |    |     |    |    |   |   |   | 2 |   |   |   | 2 |   |
| 00000040  | 2B | 0B | 00 | 00 | 81 | 04 | 00 | 21 | 89 | 04 | 00 | 21 | 91 | 04 | 00 | 21 | +  |     |    |     |    |    |   | ! |   |   |   | ! |   |   |   |
| 00000050  | 99 | 04 | 00 | 21 | 11 | 75 | 00 | 00 | C3 | 32 | 00 | 00 | Α1 | 04 | 00 | 21 |    |     |    | !   |    | u  |   |   |   | 2 |   |   |   |   |   |
| 00000060  | Α9 | 04 | 00 | 21 | Β1 | 04 | 00 | 21 | D1 | 04 | 00 | 21 | D9 | 04 | 00 | 21 |    |     |    | !   |    |    |   | ! |   |   |   | ! |   |   |   |
| 00000070  | Β9 | 04 | 00 | 21 | C1 | 04 | 00 | 21 | С9 | 04 | 00 | 21 | С9 | 04 | 00 | 21 |    |     |    | !   |    |    |   | ! |   |   |   | ! |   |   |   |
| 00000080  | С9 | 04 | 00 | 21 | AF | 7D | 00 | 00 | AF | 7D | 00 | 00 | AF | 7D | 00 | 00 |    |     |    | !   |    | }  |   |   |   | } |   |   |   | } |   |
| 00000090  | 00 | F0 | F8 | F8 | 00 | F0 | ЗA | F8 | 10 | ЗA | 02 | D3 | 78 | C8 | 78 | C1 |    |     |    |     |    |    | : |   |   | : |   |   | х |   | x |
| 000000A0  | FA | D8 | 52 | 07 | 01 | D3 | 30 | C8 | 30 | C1 | 01 | D5 | 04 | 68 | 0C | 60 |    |     | R  |     |    |    | 0 |   | 0 |   |   |   |   | h |   |
| 000000B0  | 70 | 47 | 1F | Β5 | C0 | 46 | C0 | 46 | 1F | BD | 10 | Β5 | 10 | BD | 70 | 47 | р  | G   |    |     |    | F  |   | F |   |   |   |   |   |   | р |
| 000000000 | 00 | 00 | 00 | 00 | 01 | 01 | 03 | 05 | 08 | ΘD | 15 | 1F | 2C | ЗC | 4E | 62 |    |     |    |     |    |    |   |   |   |   |   |   | , | < | N |
| 000000D0  | 76 | 8A | 9C | AB | B8 | C1 | C8 | СВ | 00 | 00 | 00 | 00 | 01 | 01 | 02 | 03 | ۷  |     |    |     |    |    |   |   |   |   |   |   |   |   |   |
| 000000E0  | 05 | 08 | ΘD | 14 | 1C | 26 | 32 | ЗF | 4C | 58 | 64 | 6D | 76 | 7C | 80 | 82 |    |     |    |     |    | &  | 2 | ? | L | Х | d | m | v |   |   |
| 000000F0  | 00 | 23 | 00 | 24 | 00 | 25 | 00 | 26 | 10 | ЗA | 01 | D3 | 78 | C1 | FB | D8 |    | #   |    | \$  |    | %  |   | & |   | : |   |   | х |   |   |
| 00000100  | 52 | 07 | 00 | D3 | 30 | C1 | 00 | D5 | 0B | 60 | 70 | 47 | 00 | F0 | DE | F8 | R  |     |    |     | 0  |    |   |   |   |   | р | G |   |   |   |

#### Code Exec As a Service (CEAaS)

- It would be nice to have an easy and reliable way to run arbitrary code on CPE without needing to load patches
- Found some undocumented mailbox
   API commands in the CPE ROM
- Including one 0x0811 which just calls a function pointer without any checks
- Thank you TI!



usr\_retcode = ((int (\_\_fastcall \*)(int))(\*(\_DWORD \*)(pCpeCmdCopy + 16) | 1))(pCpeCmdCopy + 20);

#### **CPE** Patches



- Structure of CPE patches can now be understood by RE'ing ROM
- Majority of ROM functions check if patch is enabled at entry
  - Allows execution to be detoured to address written to patch table
  - Even functions like IRQ/NMI handlers are patchable
- Patches are powerful enough to effectively replace CPE ROM entirely
- Want to make our own patches now!
  - Created a custom 'toolchain' to compile CPE patches
  - Can reuse existing RFC mailbox system to talk to CPE custom firmware
- With access to CPE, we can reverse engineer the rest of the RF core

# Part 2: Gaining Knowledge of the Chip

**TER** over 9 years ago in reply to David Oswald

🏘 TI\_\_Guru\*\*\*\* 317180 points

Yes and no.

We support custom firmware for the radio MCU, more features will be added to the chip by providing patches to the existing code but we will not open this for customers. To write a patch requires knowledge of the chip far outside what we are going to include in the documentation.

∧ OTrue ∨



#### The RFE and MCE

#ifndef RFC\_MCERAM\_BASE
 #define RFC\_MCERAM\_BASE 0x21008000
#endif

- SDK contains 2 other types of patches
  - Referred to as "RFE" and "MCE" patches
  - These do not disassemble to ARM code, and look vastly different from CPE patches
  - Also get loaded into separate RFERAM/MCERAM addresses
    - Not listed in the TRM memory map
- Very little is documented about what these are
  - Acronym only occurs once in TRM seemingly by accident
  - The TRM doesn't even give the full meaning of the acronym

#### MCE/RFE Override Entry

|           | Table 25-20. Format of an MCE/RFE Override Mode Entry |  |  |  |  |  |  |  |  |  |
|-----------|---|--|--|--|--|--|--|--|--|--|
| Bit Index | Bit Field Name  | Description  |  |  |  |  |  |  |  |  |
| 0–1       | entryType   | 11: Firmware-defined parameter   |  |  |  |  |  |  |  |  |
| 2–3       | entrySubType  | 01: MCE/RFE override mode  |  |  |  |  |  |  |  |  |
| 4         | bMceCopyRam   | If 1, copy the contents of the MDM ROM bank given by mceRomBank to RAM after MCE has<br>completed setup. |  |  |  |  |  |  |  |  |
| 5         | bRfeCopyRam   | If 1, copy the contents of the RFE ROM bank given by rfeRomBank to RAM after MCE has<br>completed setup. |  |  |  |  |  |  |  |  |
| 6         | bMceUseRam  | 0: Run MCE from ROM<br>1: Run MCE from RAM   |  |  |  |  |  |  |  |  |
| 7–10      | mceRomBank  | MCE ROM bank to run from   |  |  |  |  |  |  |  |  |
| 11        | bRfeUseRam  | 0: Run RFE from ROM<br>1: Run RFE from RAM   |  |  |  |  |  |  |  |  |
| 12–15     | rfeRomBank  | RFE ROM bank to run from   |  |  |  |  |  |  |  |  |
| 16–23     | mceMode   | Mode to send to MCE  |  |  |  |  |  |  |  |  |
| 24–31     | rfeMode   | Mode to send to RFE  |  |  |  |  |  |  |  |  |

### A Lucky Break

- Found one patch in one SDK version was not exported "properly"
- Accidentally includes full assembly listing for the MCE patch source code
  - Including all headers 😳
- Reveals new instruction set
  - Assembly to opcode matching (for most instructions)
  - Fuzz the remaining opcode map.
  - IO-space map for MCE DSP peripherals
  - A lot of interesting comments providing insight to how the modem works

| <pre>mce_ram_bank.asm:</pre> | 676 IIR_K4:  |                         |                               |
|------------------------------|--------------|-------------------------|-------------------------------|
| <pre>mce_ram_bank.asm:</pre> | 677          | ;; make a simple IIR    | y[n] = y[n-1]3/4 + x[n]/4     |
| <pre>mce_ram_bank.asm:</pre> | 678          | ;; r5 = y               |                               |
| <pre>mce_ram_bank.asm:</pre> | 679          | ;; first calculate y[n- | -1]*3/4                       |
| <pre>mce_ram_bank.asm:</pre> | 680          | mov r5, r6              | ; y[n-1] into r6              |
| <pre>mce_ram_bank.asm:</pre> | 681          | sl0 2, r6               | ; multiply by 4               |
| <pre>mce_ram_bank.asm:</pre> | 682          | sub r5,r6               | ; sub x1 to get multiply by 3 |
| <pre>mce_ram_bank.asm:</pre> | 683          | add r2, r6              | ; add new sample              |
| <pre>mce_ram_bank.asm:</pre> | 684          | srx 2, r6               | ; scale back to normal again  |
| <pre>mce_ram_bank.asm:</pre> | 685          | mov r6, r5              | ; copy to r5                  |
| <pre>mce_ram_bank.asm:</pre> | 686          | jmp HARD_DECISION       |                               |
| <pre>mce_ram_bank.asm:</pre> | 687 IIR_K8:  |                         |                               |
| <pre>mce_ram_bank.asm:</pre> | 688          | ;; make a simple IIR    | y[n] = y[n-1]7/8 + x[n]/8     |
| <pre>mce_ram_bank.asm:</pre> | 689          | ;; r5 = y               |                               |
| <pre>mce_ram_bank.asm:</pre> | 690          | ;; first calculate y[n- | -1]*7/8                       |
| <pre>mce_ram_bank.asm:</pre> | 691          | mov r5, r6              | ; y[n-1] into r6              |
| <pre>mce_ram_bank.asm:</pre> | 692          | sl0 3, r6               | ; multiply by 8               |
| <pre>mce_ram_bank.asm:</pre> | 693          | sub r5,r6               | ; sub x1 to get multiply by 7 |
| <pre>mce_ram_bank.asm:</pre> | 694          | add r2, r6              | ; add new sample              |
| <pre>mce_ram_bank.asm:</pre> | 695          | srx 3, r6               | ; scale back to normal again  |
| <pre>mce_ram_bank.asm:</pre> | 696          | mov r6, r5              | ; copy to r5                  |
| <pre>mce_ram_bank.asm:</pre> | 697          | jmp HARD_DECISION       |                               |
| <pre>mce_ram_bank.asm:</pre> | 698 NO_IIR_N | ILTER:                  |                               |
| <pre>mce_ram_bank.asm:</pre> | 699          | mov r2, r6              |                               |
| men nom bonk osmi            | 700          |                         |                               |

#### The TopSM Architecture

- TI calls this architecture TopSM
- Simple RISC CPU Instruction Set
  - 16-bit word-addressable architecture
  - 16 registers
  - Small internal hardware stack solely for subroutine support
  - Read-only data/instruction bus (10-bit address)
    - Point to 1 of 8 ROM banks, selected by CPE
    - Can also boot from dedicated 2KiB RAM bank (used by patches)
    - Seemingly no instruction to write to RAM (2)
      - Alternatively, bus locks up if writing to RAM while running from RAM
  - I/O bus (8-bit address)
    - Allows control of a subset of the RF hardware in the chip

Interacts with RF analog blocks and DSP accelerator peripherals

#### **RFE/MCE** Reverse Engineering

- Want to analyze the RFE and MCE ROMs
  - Seemingly no way to read out the ROMs from the TopSM, as running code from RAM disconnects the ROM from the bus
- Luckily, TI built ROM-dumping functionality right into the hardware!
  - There's also another undocumented CPE command for that

```
// CMD TOPSM COPY: Radio Copy TOPsm ROM-to-RAM Command
PACKED ALIGNED TYPEDEF STRUCT
  rfOpCmd t rfOpCmd;
                                       // radio command common structure
                                       // W: ROM bank number for the MCE (0-5). Negative: Do not copy MCE ROM.
              mceBank;
  int8
  int8
              rfeBank;
                                       // W: ROM bank number for the RFE (0-5). Negative: Do not copy RFE ROM.
                                       // W: Last 16-bit address top copy for MCE ROM. 0: Copy entire ROM
  uint16
             mceStopAddr;
                                       // W: Last 16-bit address top copy for RFE ROM. 0: Copy entire ROM
              rfeStopAddr;
  uint16
 rfOpCmd TopsmCopy t;
```

#### TopSM Ghidra Plugin

|                             |                |   |   |    | 1   |   |
|-----------------------------|----------------|---|---|----|-----|---|
|                             | *****          | *****                                   | *******                                   |    | 2   | void FUN ram Ol3e(void)                       |
|                             | *              | FUNCTI                                  | N   |    | 3   |   |
|                             | *****          | *****                                   | ******                                    |    | 4   | {   |
|                             | void default E | UN ram 013e(void)                       |   |    | 5   | word wVarl:                                   |
| void                        | <votd></votd>  | <return></return>                       |   |    | E E |   |
| 1014                        | FUN nam 0134   |   | XREE[1].                                  |    | 7   | wVarl - MCEEVENTMSKO                          |
|                             | outholr        | 0x2 MCEEVENTMSKO                        |   |    |     | MCEEVENTMSK0 - Warl & Oxfffb                  |
|                             | outbeln        |   |   |    |     | Werl - MCEVENTMSKO                            |
|                             | outbetr        |   |   |    |     | WVALL = MCEEVENTMONZ;                         |
| ram:0140 T3 a0              | outboir        | 0X3, MCEEVENTMSK2                       |   |    | 10  | MCEEVENIMSKZ = WVari & OXTITe;                |
| ram:0141 11 /3              | outset         | MCEEVENTCLRO                            |   |    |     | wVar1 = MCEEVENIMSK2;                         |
| ram:0142 12 73              | outset         | MCEEVENTCLR1                            |   |    | 12  | <pre>MCEEVENTMSK2 = wVar1 &amp; 0xttt7;</pre> |
| ram:0143 44 66              | jsr            | FUN_ram_0244                            |   |    | 13  | MCEEVENTCLR0 = 0xffff;                        |
| ram:0144 <mark>80 c0</mark> | lli            | 0x8, r0                                 |   |    | 14  | MCEEVENTCLR1 = 0xffff;                        |
| ram:0145 d0 66              | jsr            | FUN_ram_02d0                            |   |    | 15  | <pre>FUN_ram_0244();</pre>                    |
| ram:0146 <mark>d2 b0</mark> | outbset        | 0x2, MCEEVENTMSK0                       |   | )= | 16  | ; FUN_ram_02d0(8);                            |
| ram:0147 <mark>35 c0</mark> | lli            | 0x3, r5                                 |   | _  | 17  | <pre>wVar1 = MCEEVENTMSK0;</pre>              |
|                             |                |   |   |    | 18  | MCEEVENTMSKO = wVarl   4;                     |
|                             | LAB ram 0148   |   | XREF[1]:                                  |    | 19  | ) do {  |
| ram:0148 <mark>00 71</mark> | wait           |   |   |    | 20  | <pre>WaitForEvent();</pre>                    |
| ram:0149 <mark>75 9b</mark> | output         | r5, RDCAPT1                             |   |    | 21  | RDCAPT1 = 3;                                  |
| ram:014a <mark>38 ba</mark> | outbset        | 0x8, RDCAPT0                            |   |    | 22  | wVarl = RDCAPT0;                              |
| ram:014b 74 b0              | outbset        | 0x4. MCESTROBES0                        |   |    | 23  | BDCAPTO = wVarl   0x100:                      |
| ram:014c 12 b1              | outbset        | 0x2, MCEEVENTCL B0                      |   |    | 24  | wVarl = MCESTROBESO                           |
| ram:014d 48 61              | imp            | LAB ram 0148                            |   |    | 25  | MCESTROBESO = wVar1   0x10;                   |
|                             | 1              | 2/10_1 4/10_01 4/0                      |   |    | 26  | wVar1 = MCEEVENTCI B0                         |
|                             | *****          | *****                                   | ******                                    |    | 27  | MCEEVENTCLB0 = wVar1   4                      |
|                             | *              | FUNCTIO                                 | NC  |    | 29  | <pre>&gt; while(true);</pre>                  |
|                             | ******         | *************************************** | ~~~<br>********************************** |    | 20  | 1 miller ( lide ),                            |
|                             | undefined EUN  | nom (0] 40 ()                           |   | 23 |     |   |

#### So what actually is the RFE/MCE?

- Now that we have all these tools and ROM dumps, we can actually answer the question: *What is the RFE and MCE?*
- First of all: What do they actually stand for?
  - RFE: RF Engine
  - MCE: Modern Command Engine
- RFE is responsible for real-time control of the RF Front End
  - Configuration
  - RSSI Estimation
  - Automatic Gain Control
- MCE is responsible for real-time control of the Modem block
  - Handles some configuration of modem settings
  - On-the-fly configuration of the various DSP accelerator blocks
  - Sequencing the various stages of packet transmission/reception

#### A Quick Review

- Full code execution on the CPE with ROM to map various patch locations to code to enable full access to RF MMIO registers
- Instruction map of MCE/RFE CPUs & ROMs to understand the default configuration of the RF hardware
- Register map for MCE
  - Very useful as this is where the interesting DSP blocks are that can be used to implement new protocols/features
- Good guesses for the rest of the RF subsystem based on CPE/RFE reverse engineering and analyzing patents

#### Part 3: The RF Subsystem

**RF** Core ADC ADC Digital PLL DSP Modem **16KB** SRAM Arm<sup>®</sup> Cortex<sup>®</sup>-M0 Processor ROM

#### **RF** "Analog" Section

- Based on All-Digital "ADPLL" architecture
  - o Digital LO
  - $\odot$  Digital Mixer + IQ ADC chain
  - $_{\odot}$  Digital Transmitter modulator
- Tries to move as much of the RF subsystem into digital as possible • Reduced cost, complexity, and variability vs. traditional analog architecture
- Most of the processing occurs in DSP hardware accelerators, coordinated by a real-time processor (the MCE)
- Quite complex, but luckily lots of information available in patents!
   US 9,473,155 B2
   US 8,045,670 B2

#### **RF** "Analog" Section



#### **RF** "Analog" Section





#### CPE ROM Masking

- There are several chips in the SimpleLink family, all with slightly different features enabled
  - Some support only Bluetooth, others enable IEEE 802.15.4 support, some support all of the available protocols
- Each variant is very likely the same die, just with features fused off
- We noticed some jumps in CPE ROM that go to pages of all OxFF's
  - But on other variants, code exists there for a certain supported protocol
- CPE ROM checks "supported protocols" OTP value before jumping
  - Patches can override these checks
  - As a secondary protection measure, ROM pages for unsupported protocols are disabled in HW based off OTP bitmask

#### Part 4: Custom RF Firmware



I paid for the whole Microcontroller 'I'm gonna use the whole Microcontroller

#### Creating Custom RF Patches

- We can now implement custom protocols in MCE!
- For this example, we are going to implement a Narrowband FM Demodulator with the SimpleLink
  - This is an *analog* modulation scheme
  - The SimpleLink does not natively support any form of analog modulation
  - Leverage IQ receiver architecture to demodulate

#### Custom NBFM Patch



#### TopSM Toolchain

- MCE patches *could* be written by hand
  - Easier to work in native assembly
- Wrote a TopSM assembler toolchain for developing MCE patches
  - Even managed to catch a syntax error in TI's MCE patch that was missed

GitHub: https://github.com/rjp5th/beyond-ble-tools

#### Future Work

- Explore full capabilities of the device
  - Frequency tuning range, analog front-end bandwidth, etc.
- Continue RE of Modem DSP Blocks
  - Custom TX
- Path to ultra-low cost single-chip SDR
  - RF core can pass raw IQ samples to CM4 for more advanced processing
- Other chips in SimpleLink family
  - CC32xx Wi-Fi transceiver

#### Putting it All Together

• Demo of NBFM receiver!



# Thank You!

Q&A

