



100% o

Extracting keys from FPGAs, OTP Tokens and Door Locks

Side-Channel (and other) Attacks in Practice

David Oswald david.oswald@rub.de

No, I did not do all this stuff alone

- Christof Paar
- Benedikt Driessen
- Timo Kasper
- Gregor Leander
- Amir Moradi
- Falk Schellenberg
- Daehyun Strobel
- Pawel Swierczynski
- Bastian Richter

If you wondered about my shirt: <u>http://fb.com/World</u> <u>BeatClubTanzenUndH</u> elfen

nq









Announcement

- Timo at 29C3: "ChameleonMini in 2013"
- As of December 22, 2013: <u>https://github.com/skuep/ChameleonMini</u>





Embedded systems everywhere

(The life of) a typical pirate















Implementation Attacks:

 $\bullet \bullet \bullet$



Based on Skoborogatov

Principle of Side-Channel Analysis (here: listen to **sound**)

A Bank Robbery





Principle of Side-Channel Analysis

The world is changing...





Principle of Side-Channel Analysis (Now: measure the power consumption / EM)

The world is changing ...





... the tools are, too.

Side-Channel Analysis: Leakage

Power consumption / EM depends on processed data



Evaluation Methods: SPA

Simple Power Analysis: Directly analyze (few) traces, for example RSA:



Evaluation Methods: DPA / CPA

Differential **P**ower **A**nalysis

- Detect statistical dependency:
 Key guess ⇔ Side-channel
- Idea: Brute-force w/ additional information
- Use a statistical test...





Implementation Attacks: From Theory to Practice



Altera Stratix II









Locking system







Altera Stratix II









Locking system

FPGAs



FPGAs widely used in

- Routers
- Consumer products
- Cars
- Military

Problem: FPGA design (bitstream) can be easily copied

FPGA Power-Up



Problem: Cloning



Industry's Solution



Industry's Solution



Related Work

- Bitstream encryption scheme of several Xilinx product lines broken
 - Virtex 2 (3DES)
 - Virtex 4 & 5 (AES256)
 - Spartan 6 (AES256)
- Method: Side-Channel Analysis (SCA)

What about Altera?

CETTAN EP2SGX60DF780I4N

- Target: Stratix II
- Bitstream encryption ("design security") uses AES w/ 128-bit key
- Side-Channel Analysis possible?
- Problem: Proprietary and undocumented mechanisms for key derivation and for encryption

Reverse-Engineering

- Reverse-engineer proprietary mechanisms from Quartus II software
- IDA Pro (disassembler / debugger)

```
pgm pgmio nv aes.dll:0A431170 pgm pgmio nv aes ?key init@PGM AES@@AAEHQAIQBEH@Z:
  pgm pgmio nv aes.dll:0A431170 mov
                                    eax, [esp+8]
  pqm pqmio nv aes.dll:0A431174 movzx
                                    edx, byte ptr [eax]
Dependency Walker - [pgm_pgmio_nv_aes.dll]
File
         Edit View Options Profile Window
                                              Help
        🔎 🖹 🗌
                  c:\ 📴 🗛 😭 🚊 🔍
                                           目間
                                                   ₽ 🗆
                                                                12
       Ordinal
                               Function ^
                   Hint
  E
                               enum PGM_AES_ERROR_CODE PGM_AES_:do_something(u
        5 (0x0005)
                    4(0x0004)
  C++
  C++
        7 (0x0007)
                    6(0x0006)
                               enum PGM AES ERROR CODE PGM AES...encrypt(unsigned i
                               enum PGM AES ERROR CODE PGM AES::init counter(unsign
        8 (0x0008)
                    7(0x0007)
```




Why this key derivation?

- Real key cannot be set directly
- Key derivation is performed once when programming the FPGA
- Idea: When real key is extracted, KEY1 and KEY2 cannot be found
- → Prevent cloning: real key of blank FPGA cannot be set

"real key" = AES_{KEY1}(KEY2) Is f (KEY1,KEY2) "good"?

Good idea?

- In principle: Yes
- But: AES (in this form) is not one-way:
- Pick any KEY1*
- KEY2* = AES⁻¹_{KEY1*}(real key)
- This (KEY1*, KEY2*) leads to same real key





Encrypted block i = AES128_{real key}(IV_i) ⊕ plain block i Encryption method:

AES in Counter mode

Reverse-Engineering: Summary

- All "obscurity features" reverse-engineered
- Further details: file format, coding, ...
- Black-box \rightarrow white box
- Side-channel analysis possible (target: 128-bit real key)

Side-Channel Attack on Stratix II



Mean trace for unencrypted and encrypted bitstream



Mean trace for unencrypted and encrypted bitstream



Time

Further experiments ...

Recover the 128-bit AES key with 30,000 traces (~ 3 hours of measurement)



Conclusion

- Full 128-bit AES key of Stratix II can be extracted using 30,000 traces (3 hours)
- Key derivation does not prevent cloning
- Proprietary security mechanisms can be reverse-engineered from software
- Software reverse-engineering enables hardware attack











Altera Stratix II









Locking system





Turning a Black-box into a White-box



Decapping an IC (1)

White Fuming Nitric Acid (99.5%)





Decapping an IC (2)



Decapping an IC (3)



Decapping an IC (4)







- Gate Array
- 2µm technology
- 28 pads, 14 bonded
- Mixed-signal
- ~1700/2300 transistors utilized

ASIC – Logic Description



Turning a Black-box into a White-box



Microscopic View (1)



UV-C: Disable Read-Out Protection (1)





UV-C: Disable Read-Out Protection (2)





Extraction + Analysis of Embedded Code

RUB

69

- After read-out protection disabled: code readable with standard programmer
- Reverse-engineering (e.g. IDA Pro)
- After some time: all details of system known
- Black-box \rightarrow white-box

```
CODE:0234
                           call
                                   i2c read W byte ; Reads W & 0x7f bytes
CODE:0234
                                                    : Init I2C
                                                     Set read address to Reg 71 / 70
CODE:0234
                                                      Stores (inverted) read data at location pointed to by 73 / 72
CODE:0234
CODE:0234
CODE:0234
                                                     Sets (75) <- W
CODE:0234
                                                     Sets bank to 0 (resets bit 5 and 6)
CODE:0235
                           bsf
                                   BANKO STATUS, 6
CODE:0236
          ; assume bank = 2
                                   byte DATA 119
CODE:0236
                           tstf
CODE:0237
                           skpnz
CODE:0238
                                                    ; CODE XREF: maybe related to rewriting program memory:endless ]
CODE:0238 endless loop 1:
CODE:0238
                            b
                                    endless loop 1
CODE:0239
                           movlw
                                   2
CODE:023A
                           call
                                   read value from eeprom ; Adress in W
                                                    ; Result in W
CODE:023A
CODE:023A
                                                    ; Switches bank to 0
```

System Design: Weaknesses and Attacks (1)

- Each token has unique key K_T
- Each lock has installation-wide key K_M
- $K_T = f(K_M, ID_T) \rightarrow single point of failure$
- Obtaining one lock gives access to all doors: Read-out PIC (as explained before) or perform non-invasive side-channel attack



RUB

System Design: Weaknesses and Attacks (2)

- Problem 1: System uses proprietary cryptography with "bad" mathematical properties
- Problem 2: Re-use of internal values as "random" numbers
- Result: Mathematical attack allows to recover K_T with 3 (unsuccessful) protocol runs with any door

Conclusion

- Adversary gains full access to any door
- Reasons for security flaws
 - Insecure hardware
 - Proprietary cryptography
 - "Bad" system design
- Hardware attacks: Replace all devices (expensive)
- Cryptanalytical attacks: Firmware update (cheap)
- Hardware reverse-engineering enables mathematical attacks














Altera Stratix II









Locking system

Two-Factor Authentication



Today: Two factors: Password/PIN and additionally





Yubikey 2: Overview

- Simulates USB keyboard
- Generates and enters One-Time Password (OTP) on button press
- Based on AES w/ 128-bit key



	Yubico Revoke Service	
Use this set	vice to disable or enable your YubiKeys on the Yubico Validation Service	7
Note that yo	in need to have an account to proceed. If you don't have one, please <u>enroll here</u> .	
User Name	david	

Yubikey OTP Generation (1)



• • •

dhbgnhfhjcrl dhbgnhfhjcrl dhbgnhfhjcrl

rgukndgttlehvhetuunugglkfetdegjd trjddibkbugfhnevdebrddvhhhlluhgh judbdifkcchgjkitgvgvvbinebdigdfd

• • •



Yubikey OTP Generation (2)

 λ



Yubikey Hardware



Measurement Setup

- Resistor in USB ground for power measurement
- EM measurement with near-field probe
- Connecting (capacitive) button to ground triggers the Yubikey







Power vs. EM Measurements

- Trigger on falling edge (Yubikey's LED off)
- EM yields better signal
- AES rounds clearly visible



Key Recovery (EM)

- Attacking final AES round
- Power model $h_i = HW(SBOX^{-1}(C_i \oplus rk))$
- ~ 700 traces needed
- ~ 1 hour for data acquisition



Implications

- 128-bit AES key of the Yubikey 2 can be recovered (700 EM measurements = 1 hour physical access)
- Attacker can compute OTPs w/o Yubikey
- Impersonate user:
 Username and password still needed
- Denial-of-Service:

Send an OTP with highly increased useCtr

 \rightarrow Improved FW version 2.4 for Yubikey 2







Responsible Disclosure When pirates do good ...





Locking system:

- Vendor informed ~ 1 year before
- Deployed patch to fix mathematical attacks

Altera:

- Informed ~ 6 months before
- Acknowledged our results

Yubikey:

- Informed ~ 9 months before
- Improved firmware version 2.4

Countermeasures



- Implementation attacks: Practical threat, but:
- First line of defense: Classical countermeasures
 - Secure hardware (certified devices)
 - Algorithmic level
- Second line of defense: System level
 - Detect: Shadow accounts, logging
 - Minimize impact (where possible):
 Key diversification

Different Scenarios, different threats



Yubikey 2

- Time per key: 1 h
- Diversified keys (?)
- Each token: new attack
- → Attack does not scale



Locking system

- Time per key: 15 min
- All doors: same key
- Attack one door
- → Attack scales







Thanks for your attention Questions now?

or later: david.oswald@rub.de

If you wondered about my shirt: http://fb.com/WorldBeatClubTanzenUndHelfen